After completing the module, the students know how to customize and optimize a processor architecture (instruction, data and task level parallelism). They are capable of implementing application-specific instruction set processors (ASIPs). They can implement arithmetic-oriented hardware extensions and know new development tendencies of processors, e.g., highly parallel processors and reconfigurable processors.
The examination will be an oral examination. Dates will be announced in the course during the semester.