Technische Universität Braunschweig
  • Study & Teaching
    • Beginning your Studies
      • Prospective Students
      • Degree Programmes
      • Application
      • Fit4TU
      • Why Braunschweig?
    • During your Studies
      • Fresher's Hub
      • Term Dates
      • Courses
      • Practical Information
      • Beratungsnavi
      • Additional Qualifications
      • Financing and Costs
      • Special Circumstances
      • Health and Well-being
      • Campus life
    • At the End of your Studies
      • Discontinuation and Credentials Certification
      • After graduation
      • Alumni
    • For Teaching Staff
      • Strategy, Offers and Information
      • Learning Management System Stud.IP
    • Contact
      • Study Service Centre
      • Academic Advice Service
      • Student Office
      • Career Service
  • Research
    • Research Profile
      • Core Research Areas
      • Clusters of Excellence at TU Braunschweig
      • Research Projects
      • Research Centres
      • Professors‘ Research Profiles
    • Early Career Researchers
      • Support in the early stages of an academic career
      • PhD-Students
      • Postdocs
      • Junior research group leaders
      • Junior Professorship and Tenure-Track
      • Habilitation
      • Service Offers for Scientists
    • Research Data & Transparency
      • Transparency in Research
      • Research Data
      • Open Access Strategy
      • Digital Research Announcement
    • Research Funding
      • Research Funding Network
      • Research funding
    • Contact
      • Research Services
      • Academy for Graduates
  • International
    • International Students
      • Why Braunschweig?
      • Degree seeking students
      • Exchange Studies
      • TU Braunschweig Summer School
      • Refugees
      • International Student Support
      • International Career Service
    • Going Abroad
      • Studying abroad
      • Internships abroad
      • Teaching and research abroad
      • Working abroad
    • International Researchers
      • Welcome Support for International Researchers
      • Service for Host Institutes
    • Language and intercultural competence training
      • Learning German
      • Learning Foreign Languages
      • Intercultural Communication
    • International Profile
      • Internationalisation
      • International Cooperations
      • Strategic partnerships
      • International networks
    • International House
      • About us
      • Contact & Office Hours
      • News and Events
      • International Days
      • 5th Student Conference: Internationalisation of Higher Education
      • Newsletter, Podcast & Videos
      • Job Advertisements
  • TU Braunschweig
    • Our Profile
      • Aims & Values
      • Regulations and Guidelines
      • Alliances & Partners
      • The University Development Initiative 2030
      • Facts & Figures
      • Our History
    • Career
      • Working at TU Braunschweig
      • Vacancies
    • Economy & Business
      • Entrepreneurship
      • Friends & Supporters
    • General Public
      • Check-in for Students
      • CampusXperience
      • The Student House
      • Access to the University Library
    • Media Services
      • Communications and Press Service
      • Services for media
      • Film and photo permits
      • Advices for scientists
      • Topics and stories
    • Contact
      • General Contact
      • Getting here
  • Organisation
    • Presidency & Administration
      • Executive Board
      • Designated Offices
      • Administration
      • Committees
    • Faculties
      • Carl-Friedrich-Gauß-Fakultät
      • Faculty of Life Sciences
      • Faculty of Architecture, Civil Engineering and Environmental Sciences
      • Faculty of Mechanical Engineering
      • Faculty of Electrical Engineering, Information Technology, Physics
      • Faculty of Humanities and Education
    • Institutes
      • Institutes from A to Z
    • Facilities
      • University Library
      • Gauß-IT-Zentrum
      • Professional and Personnel Development
      • International House
      • The Project House of the TU Braunschweig
      • Transfer Service
      • University Sports Center
      • Facilities from A to Z
    • Equal Opportunity Office
      • Equal Opportunity Office
      • Family
      • Diversity for Students
  • Search
  • Quicklinks
    • People Search
    • Webmail
    • cloud.TU Braunschweig
    • Messenger
    • Cafeteria
    • Courses
    • Stud.IP
    • Library Catalogue
    • IT Services
    • Information Portal (employees)
    • Link Collection
    • DE
    • EN
    • Instagram
    • YouTube
    • LinkedIn
    • Mastodon
    • Bluesky
Menu
  • Organisation
  • Faculties
  • Carl-Friedrich-Gauß-Fakultät
  • Institutes
  • Chair for Chip Design for Embedded Computing
EIS der TU Braunschweig
Cores
  • Chair for Chip Design for Embedded Computing
    • Team
    • Teaching
    • Research and Projects
    • Publications
    • Student Topics (BA, MA and HiWi)
    • ChipDesign Lab
    • Tools
    • Cores
    • News
    • Events
    • Contact

Cores

V2PRO - Vector Processor

VPRO Architecture

The vector processor architecture basically consists of a scalar RISC-V-based CPU and the massive-parallel vector processing element array. The RISC-V processor system serves as the global controller and general purpose processor, which also computes any kind of flow control for the actual programs. In contrast, the vector processing array is in charge of processing the computation-intensive tasks. The vector processing element array consists of a configurable number of vector units (VU). These units contain a configurable number of vector lanes (VL), which present the actual vertical data processing units. The lanes of one unit are connected via chaining to exchange processing results directly. Each VU contains a configurable local memory, which is accessible by all lanes and serves as fast scratch pad memory. Additionally, scheduling logic and a FIFO is part of each VU to buffer and distribute incoming vector operations to different lanes in the unit. The actual vector operations are sent from the instruction decode stage of the RISC-V processor system and are executed in parallel.

  • Nolting, F. Giesemann, J. Hartig, A. Schmider, and G. Paya-Vaya, Application-Specific Soft-Core Vector Processor for Advanced Driver Assistance Systems, in 2017 27th International Conference on Field Programmable Logic and Applications (FPL), 2017, https://doi.org/10.23919/FPL.2017.8056836
  • G. B. Thieu, S. Gesper, G. Payá-Vayá, C. Riggers, O. Renke, T. Fiedler, J. Marten, T. Stuckenberg, H. Blume, C. Weis, L. Steiner, C. Sudarshan, N. Wehn, L. M. Reimann, R. Leupers, M. Beyer, D. Köhler, A. Jauch, J. M. Borrmann, S. Jaberansari, T. Berthold, M. Blawat, M. Kock, G. Schewior, J. Benndorf, F. Kautz, H.-M. Bluethgen, C. Sauer, ZuSE-KI-AVF: Application-Specific AI Processor for Intelligent Sensor Signal Processing in Autonomous Driving in IEEE Conference Design, Automation and Test in Europe (DATE), March, 2023, Antwerp, Belgium, https://doi.org/10.23919/DATE56975.2023.10136978

ProjectVideo DATE23 Presentation

 

NanoController

NanoController Architecture

The NanoController is a programmable processor architecture with a compact 4-bit ISA. It is designed for minimal silicon area and power consumption, and is intended to be used as an independent system state controller for smart devices (home and building automation, portable and intelligent medical sensors, etc.). In these embedded systems, the NanoController can perform non-complex control and system management tasks, which are occurring most of the time (background operations). The main processor of the system, which typically is a large, full-featured general-purpose RISC micro-controller core, then needs to be active only for infrequent handling of events with complex computations, e.g., encrypted wireless communication, and can be powered down completely for long time intervals. This mechanism supports in minimizing the average power consumption of embedded systems, which is a key aspect to increase the energy efficiency and extend the limited operation lifetime of battery-less devices powered by energy harvesting. Due to its programmability, the architecture provides run-time flexibility for advanced system management. Furthermore, it is extendable with additional functional units for specific systems, e.g., basic digital signal processing blocks.

YouTube: NanoController Demo

  • Weißbrich, M.; Payá-Vayá, G. NanoController: A Minimal and Flexible Processor Architecture for Ultra-Low-Power Always-On System State Controllers. In Embedded Computer Systems: Architectures, Modeling, and Simulation; Springer: Berlin, Heidelberg, 2022; Vol. 13511, pp 103–119. https://doi.org/10.1007/978-3-031-15074-6_7.
  • Weißbrich, M.; Blume, H.; Payá-Vayá, G. A Silicon-Proof Controller System for Flexible Ultra-Low-Power Energy Harvesting Platforms. In 11th International Conference on Modern Circuits and Systems Technologies (MOCAST); IEEE, 2022; p 9837540. https://doi.org/10.1109/mocast54814.2022.9837540.
Photo credits on this page

For All Visitors

Vacancies of TU Braunschweig
Career Service' Job Exchange 
Merchandising

For Students

Term Dates
Courses
Degree Programmes
Information for Freshman
TUCard

Internal Tools

Glossary (GER-EN)
Change your Personal Data

Contact

Technische Universität Braunschweig
Universitätsplatz 2
38106 Braunschweig

P. O. Box: 38092 Braunschweig
GERMANY

Phone: +49 (0) 531 391-0

Getting here

© Technische Universität Braunschweig
Legal Notice Privacy Accessibility

TU Braunschweig uses the software Matomo for anonymised web analysis. The data serve to optimise the web offer.
You can find more information in our data protection declaration.